Comparative Analysis of Performance Factors of an 8-bit SIPO Shift Register using JK Flip-Flop with a Very Low Dynamic Power and High Noise Margin

Post time 1 hour(s) ago

journal：2024 International Conference on Innovations in Science, Engineering and Technology (ICISET)

Authors：Jabala Nur Fahima; Kayes Hasan; Safin Ahmed Suvo; Md. Tanvir Hossan; Richard Victor Biswas; Muhibul Haque Bhuyan

Published date：2024-10-26

DOI：10.1109/iciset62123.2024.10939821

PDF link：https://ieeexplore.ieee.org/stampPDF/getPDF.jsp?arnumber=10939821

Article link：https://doi.org/10.1109/iciset62123.2024.10939821

Article Source：IEEE。

Remark：

Post time 1 hour(s) ago

: Waiting for confirmation
If the PDF has not been accepted after 72 hours, the system will automatically adopt it.

[IEEE] Comparative Analysis of Performance Factors of an 8-bit SIPO Shift Register using JK Flip-Flop with a Very Low Dynamic Power and High Noise Margin

Same Category

Latest Reply

Announcement

Daily Top Contributors

[IEEE] Comparative Analysis of Performance Factors of an 8-bit SIPO Shift Register using JK Flip-Flop with a Very Low Dynamic Power and High Noise Margin Copy

Same Category

Latest Reply

Announcement

Daily Top Contributors

[IEEE] Comparative Analysis of Performance Factors of an 8-bit SIPO Shift Register using JK Flip-Flop with a Very Low Dynamic Power and High Noise Margin