[IEEE] On-Chip SOI Delay Line Bank for Optical Buffers and Time Slot Interchangers

armandfeynrich Post time 5 day(s) ago | Show all posts |Read mode
This post will be closed automatically in 2026-06-22 08:19
Reward50points

journalㄩIEEE Photonics Technology Letters

AuthorsㄩM. Moralis-Pegios; G. Mourgias-Alexandris; N. Terzenidis; M. Cherchi; M. Harjanne; T. Aalto; A. Miliou; N. Pleros; K. Vyrsokinos

Published dateㄩ2018-1-1

DOIㄩ10.1109/lpt.2017.2773146

PDF linkㄩhttps://ieeexplore.ieee.org/stampPDF/getPDF.jsp?arnumber=8106776

Article linkㄩhttps://doi.org/10.1109/lpt.2017.2773146

Article SourceㄩInstitute of Electrical and Electronics Engineers (IEEE)


Remarkㄩ

Best Answer

Please approve

View Full Content

Reply

Use magic Donate Report

All Reply1 Show all posts
jakir_ete_ruet Post time 5 day(s) ago | Show all posts

This post has been completed

Completed attachments will be deleted within 24 hours.
Reply

Use magic Donate Report

Return to the list