[IEEE] A 28GHz Low Jitter, Low Power Fully Differential Self-Biased Clock Buffer with Embedded Low Pass Filter Utilizing Enable Switch in 16nm FinFET

laduong Post time 3 day(s) ago | Show all posts |Read mode
This post will be closed automatically in 2026-06-26 00:45
Reward30points

journalㄩ2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)

AuthorsㄩShun Nagata; Ewout Martens; Adam Cooman; Jan Craninckx

Published dateㄩ2023-8-6

DOIㄩ10.1109/mwscas57524.2023.10405898

PDF linkㄩhttps://ieeexplore.ieee.org/stampPDF/getPDF.jsp?arnumber=10405898

Article linkㄩhttps://doi.org/10.1109/mwscas57524.2023.10405898

Article SourceㄩIEEE


Remarkㄩ

Best Answer

Reply

Use magic Donate Report

All Reply1 Show all posts
jakir_ete_ruet Post time 3 day(s) ago | Show all posts

This post has been completed

Completed attachments will be deleted within 24 hours.
Reply

Use magic Donate Report

Return to the list