[IEEE] A 16-Gb T-Coil-Based GDDR6 DRAM With Merged-MUX TX, Optimized WCK Operation, and Alternative-Data-Bus Achieving 27-Gb/s/Pin in NRZ |
| |
post
reply
points
12085
30
Non-Local Mean Denoising of Multi-Layer With Adaptive Filtering Strength Based on ASIC Implementation
30
Real-Time Embedded Vision for Autonomous Navigation on a Resource-Constrained Platform
30
Compresso: Latency-Aware Transmission of Compressed IoT Measurement Data Over SDN
30
ECG Signal Classification Algorithm Based on Improved VGG Network
30
Tutorial: Basics of 60GHz LNA and PA Design in CMOS