[IEEE] A 16-Gb T-Coil-Based GDDR6 DRAM With Merged-MUX TX, Optimized WCK Operation, and Alternative-Data-Bus Achieving 27-Gb/s/Pin in NRZ

nmchau_rfs3 Post time 3 day(s) ago | Show all posts |Read mode
This post will be closed automatically in 2026-06-28 16:44
Reward30points

journalㄩIEEE Journal of Solid-State Circuits

AuthorsㄩDaewoong Lee; Jaehyeok Baek; Hye-Jung Kwon; Dae-Hyun Kwon; Chulhee Cho; Sang-Hoon Kim; Donggun An; Chulsoon Chang; Unhak Lim; Jiyeon Im; Wonju Sung; Hye-Ran Kim; Sun-Young Park; Hyoung-Joo Kim; Hoseok Seol; Juhwan Kim; Jungbum Shin; Gil-Young Kang; Yong-Hun Kim; Sooyoung Kim; Wansoo Park; Seok-Jung Kim; Chan-Yong Lee; Seungseob Lee; Tae-Hoon Park; Chi-Sung Oh; Hyodong Ban; Hyungjong Ko; Hoyoung Song; Tae-Young Oh; Sang-Joon Hwang; Kyung-Suk Oh; Jung-Hwan Choi; Jooyoung Lee

Published dateㄩ2023-1-

DOIㄩ10.1109/jssc.2022.3222203

PDF linkㄩhttps://ieeexplore.ieee.org/stampPDF/getPDF.jsp?arnumber=9968075

Article linkㄩhttps://doi.org/10.1109/jssc.2022.3222203

Article SourceㄩInstitute of Electrical and Electronics Engineers (IEEE)


Remarkㄩ

Best Answer

Please approve

View Full Content

Reply

Use magic Donate Report

All Reply1 Show all posts
Sweetums33 Post time 3 day(s) ago | Show all posts

This post has been completed

Completed attachments will be deleted within 24 hours.
Reply

Use magic Donate Report

Return to the list