A Novel Two-Stage Timing Mismatch Calibration Technique for Time-Interleaved ADCs

Post time Yesterday 20:29

journal：IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Authors：Zhifei Lu; Wei Zhang; He Tang; Xizhu Peng

Published date：2023-6-

DOI：10.1109/tvlsi.2023.3235393

PDF link：https://ieeexplore.ieee.org/stampPDF/getPDF.jsp?arnumber=10035481

Article link：https://doi.org/10.1109/tvlsi.2023.3235393

Article Source：Institute of Electrical and Electronics Engineers (IEEE)。

Remark：

Post time Yesterday 20:29

: This post has been completed
Completed attachments will be deleted within 24 hours.

[IEEE] A Novel Two-Stage Timing Mismatch Calibration Technique for Time-Interleaved ADCs

Best Answer

Same Category

Latest Reply

Announcement

Daily Top Contributors

[IEEE] A Novel Two-Stage Timing Mismatch Calibration Technique for Time-Interleaved ADCs Copy

Best Answer

Same Category

Latest Reply

Announcement

Daily Top Contributors

[IEEE] A Novel Two-Stage Timing Mismatch Calibration Technique for Time-Interleaved ADCs