Comprehensive search ChatGPT Online Scientific research tools Facebook Group Tools Telegram
Sign in Sign Up

Science Hub 每 Free Research Papers | Academic Community


[IEEE] Design Procedure for Two-Stage CMOS Opamp using gm/ID design Methodology in 16 nm FinFET Technology

Xh43 Post time 6 day(s) ago | Show all posts |Read mode
This post will be closed automatically in 2026-07-29 16:54
Reward30points

×

Create a Similar Post

journalㄩ2019 31st International Conference on Microelectronics (ICM)

AuthorsㄩBakr Hesham; El-Sayed Hasaneen; Hesham F. A. Hamed

Published dateㄩ2019-12-

DOIㄩ10.1109/icm48031.2019.9021511

PDF linkㄩhttps://ieeexplore.ieee.org/stampPDF/getPDF.jsp?arnumber=9021511

Article linkㄩhttps://doi.org/10.1109/icm48031.2019.9021511

Article SourceㄩIEEE﹝


Remarkㄩ

Best Answer

jakir_ete_ruet Senior Member
6 day(s) ago
Please approve

View Full Content

You can support us by donating, we would be very grateful.
Reply

Use magic Donate Report

All Reply1 Show all posts
jakir_ete_ruet Post time 6 day(s) ago | Show all posts

This post has been completed

Completed attachments will be deleted within 24 hours.
You can support us by donating, we would be very grateful.
Reply

Use magic Donate Report

Xh43 Lv.4
Senior Member

  • post

  • reply

  • points

    3710

Same Category


Latest Reply

Announcement

Daily Top Contributors

Return to the list