[Elsevier] Process-in-Memory realized by nonvolatile Task-Scheduling and Resource-Sharing XNOR-Net hardware Accelerator architectures

thehung3030 Post time 1 hour(s) ago | Show all posts |Read mode
This post will be closed automatically in 2026-07-30 05:37
Reward10points

journalㄩAEU - International Journal of Electronics and Communications

AuthorsㄩMilad Tanavardi Nasab; Abdolah Amirany; Mohammad Hossein Moaiyeri; Kian Jafari

Published dateㄩ2024-5-

DOIㄩ10.1016/j.aeue.2024.155284

PDF linkㄩhttps://www.sciencedirect.com/sc ... 434841124001699/pdf

Article linkㄩhttps://doi.org/10.1016/j.aeue.2024.155284

Article SourceㄩElsevier BV


Remarkㄩ
Reply

Use magic Donate Report

All Reply0 Show all posts

Reply

You have to log in before you can reply Login | Register

Points Rules

Senior Member
  • post

  • reply

  • points

    820


Return to the list