[Elsevier] A Synthesizable Bandwidth Monitoring Module for DDR4 Memory Controllers: RTL Design and Post-Implementation Analysis

blue_cheese Post time 5 day(s) ago | Show all posts |Read mode
Reward10points

journalㄩMicroelectronics Journal

AuthorsㄩZhiyuan Xing

Published dateㄩ2026-7-

DOIㄩ10.1016/j.mejo.2026.107410

PDF linkㄩhttps://www.sciencedirect.com/sc ... 879239126003668/pdf

Article linkㄩhttps://doi.org/10.1016/j.mejo.2026.107410

Article SourceㄩElsevier BV


Remarkㄩ

Best Answer

Please approve

View Full Content

Reply

Use magic Donate Report

All Reply1 Show all posts
Takai Post time 5 day(s) ago | Show all posts

This post has been completed

Completed attachments will be deleted within 24 hours.
Reply

Use magic Donate Report

Senior Member
  • post

  • reply

  • points

    1690

Return to the list