[Elsevier] Design and implementation of a synchronous Hardware Performance Monitor for a RISC-V space-oriented processor

lokesh______ Post time The day before yesterday 13:36 | Show all posts |Read mode
This post will be closed automatically in 2026-08-02 13:36
Reward10points

journal£ºMicroprocessors and Microsystems

Authors£ºMiguel Jim¨¦nez Arribas; Agust¨ªn Mart¨ªnez Hell¨ªn; Manuel Prieto Mateo; Iv¨¢n Gamino del R¨ªo; Andrea Fern¨¢ndez Gallego; scar Rodr¨ªguez Polo; Antonio da Silva; Pablo Parra; Sebasti¨¢n S¨¢nchez

Published date£º2025-2-

DOI£º10.1016/j.micpro.2024.105132

PDF link£ºhttps://www.sciencedirect.com/sc ... 141933124001273/pdf

Article link£ºhttps://doi.org/10.1016/j.micpro.2024.105132

Article Source£ºElsevier BV¡£


Remark£º
Reply

Use magic Donate Report

All Reply1 Show all posts
areszhatura Post time The day before yesterday 13:41 | Show all posts

Waiting for confirmation

If the PDF has not been accepted after 72 hours, the system will automatically adopt it.
Reply

Use magic Donate Report

Junior Member
  • post

  • reply

  • points

    40


Return to the list