[Elsevier] Effects of BOX thickness, silicon thickness, and backgate bias on SCE of ET-SOI MOSFETs

tha100122 Post time 2026-8-14 18:48:38 | Show all posts |Read mode
This post will be closed automatically in 2026-08-17 18:48
Reward25points

journalㄩMicroelectronic Engineering

AuthorsㄩElizabeth Mei-hua Su; David Chuyang Hong; Sorin Cristoloveanu; Yuan Taur

Published dateㄩ2021-2-

DOIㄩ10.1016/j.mee.2021.111506

PDF linkㄩhttps://www.sciencedirect.com/sc ... 167931721000083/pdf

Article linkㄩhttps://doi.org/10.1016/j.mee.2021.111506

Article SourceㄩElsevier BV


Remarkㄩ

Best Answer

Please approve

View Full Content

Reply

Use magic Donate Report

All Reply1 Show all posts
ChengKlein Post time 2026-8-14 18:48:39 | Show all posts

This post has been completed

Completed attachments will be deleted within 24 hours.
Reply

Use magic Donate Report

Junior Member
  • post

  • reply

  • points

    150


Return to the list