[Elsevier] CMOS full adder cells based on modified full swing restored complementary pass transistor logic for energy efficient high speed arithmetic applications

karameal Post time Half hour(s) ago | Show all posts |Read mode

This post will be closed automatically in 2026-08-30 14:17

Reward10points

journal：Integration

Authors：Sriram Sundar S; Mahendran G

Published date：2024-3-

DOI：10.1016/j.vlsi.2023.102132

PDF link：https://www.sciencedirect.com/sc ... 167926023001748/pdf

Article link：https://doi.org/10.1016/j.vlsi.2023.102132

Article Source：Elsevier BV。

Remark：

Reply

All Reply0 Show all posts

karameal Lv.2

Junior Member

[Elsevier] CMOS full adder cells based on modified full swing restored complementary pass transistor logic for energy efficient high speed arithmetic applications Copy