[Elsevier] Energy efficient design of unbalanced ternary logic gates and arithmetic circuits using CNTFET

CalebSamuel Post time Half hour(s) ago | Show all posts |Read mode
This post will be closed automatically in 2026-09-06 15:12
Reward10points

journalㄩAEU - International Journal of Electronics and Communications

AuthorsㄩTabassum Khurshid; Vikram Singh

Published dateㄩ2023-5-

DOIㄩ10.1016/j.aeue.2023.154601

PDF linkㄩhttps://www.sciencedirect.com/sc ... 434841123000754/pdf

Article linkㄩhttps://doi.org/10.1016/j.aeue.2023.154601

Article SourceㄩElsevier BV


Remarkㄩ
Reply

Use magic Donate Report

All Reply1 Show all posts
Mils_1903u Post time Half hour(s) ago | Show all posts

Waiting for confirmation

If the PDF has not been accepted after 72 hours, the system will automatically adopt it.
Reply

Use magic Donate Report

Junior Member
  • post

  • reply

  • points

    160


Return to the list