[IEEE] Analysis and modeling of floating-gate EEPROM cells

Sevti Post time 6 day(s) ago | Show all posts |Read mode
This post will be closed automatically in 2026-09-12 12:29
Reward30points

journal:IEEE Transactions on Electron Devices

Authors:A. Kolodny; S.T.K. Nieh; B. Eitan; J. Shappir

Published date:1986-6-

DOI:10.1109/t-ed.1986.22576

PDF link:https://ieeexplore.ieee.org/stampPDF/getPDF.jsp?arnumber=1485793

Article link:https://doi.org/10.1109/t-ed.1986.22576

Article Source:Institute of Electrical and Electronics Engineers (IEEE)


Remark:

Best Answer

Please approve

View Full Content

Reply

Use magic Donate Report

All Reply2 Show all posts
skg1234 Post time 6 day(s) ago | Show all posts

This post has been completed

Completed attachments will be deleted within 24 hours.
Reply

Use magic Donate Report

Sevti Post time 6 day(s) ago | Show all posts

This post has been completed

Completed attachments will be deleted within 24 hours.
Reply

Use magic Donate Report

Return to the list