Self-correcting Flip-flops for Triple Modular Redundant Logic in a 12-nm Technology

Post time 5 day(s) ago

journal：2022 IEEE International Symposium on Circuits and Systems (ISCAS)

Authors：Lawrence T. Clark; Alen Duvnjak; Clifford Young-Sciortino; Matthew Cannon; John Brunhaver; Sapan Agarwal; Jereme Neuendank; Donald Wilson; Hugh Barnaby; Matthew Marinella

Published date：2022-5-28

DOI：10.1109/iscas48785.2022.9937935

PDF link：https://ieeexplore.ieee.org/stampPDF/getPDF.jsp?arnumber=9937935

Article link：https://doi.org/10.1109/iscas48785.2022.9937935

Article Source：IEEE。

Remark：

Post time 5 day(s) ago

: This post has been completed
Completed attachments will be deleted within 24 hours.

[IEEE] Self-correcting Flip-flops for Triple Modular Redundant Logic in a 12-nm Technology

Best Answer

Same Category

Latest Reply

Announcement

Daily Top Contributors

[IEEE] Self-correcting Flip-flops for Triple Modular Redundant Logic in a 12-nm Technology Copy

Best Answer

Same Category

Latest Reply

Announcement

Daily Top Contributors

[IEEE] Self-correcting Flip-flops for Triple Modular Redundant Logic in a 12-nm Technology