Design Techniques for 48/56 Gb/s/Lane UCIe-S D2D and 45 Gb/s/Lane UCIe-Like Off-Package Links

Post time 2026-10-18 16:56:24

journal：IEEE Journal of Solid-State Circuits

Authors：Susnata Mondal; Sashank Krishnamurthy; Shuhei Yamada; Zhaokai Liu; Junyi Qiu; Soumya Bose; Zuoguo Wu; Gerald Pasdast; James Jaussi; Mozhgan Mansuri

Published date：2026--

DOI：10.1109/jssc.2026.3737168

PDF link：https://ieeexplore.ieee.org/stampPDF/getPDF.jsp?arnumber=11738413

Article link：https://doi.org/10.1109/jssc.2026.3737168

Article Source：Institute of Electrical and Electronics Engineers (IEEE)。

Remark：

Post time 2026-10-18 16:56:25

: This post has been completed
Completed attachments will be deleted within 24 hours.

[IEEE] Design Techniques for 48/56 Gb/s/Lane UCIe-S D2D and 45 Gb/s/Lane UCIe-Like Off-Package Links

Best Answer

Same Category

Latest Reply

Announcement

Daily Top Contributors

[IEEE] Design Techniques for 48/56 Gb/s/Lane UCIe-S D2D and 45 Gb/s/Lane UCIe-Like Off-Package Links Copy

Best Answer

Same Category

Latest Reply

Announcement

Daily Top Contributors

[IEEE] Design Techniques for 48/56 Gb/s/Lane UCIe-S D2D and 45 Gb/s/Lane UCIe-Like Off-Package Links