A Rail-to-Rail 12 MS/s 91.3 dB SNDR 94.1 dB DR Two-Step SAR ADC With Integrated Input Buffer Using Predictive Level-Shifting

Post time 5 day(s) ago

journal：IEEE Journal of Solid-State Circuits

Authors：Manxin Li; Calvin Yoji Lee; Praveen Kumar Venkatachala; Ahmed ElShater; Yuichi Miyahara; Kazuki Sobue; Koji Tomioka; Un-Ku Moon

Published date：2023-12-

DOI：10.1109/jssc.2023.3308121

PDF link：https://ieeexplore.ieee.org/stampPDF/getPDF.jsp?arnumber=10250953

Article link：https://doi.org/10.1109/jssc.2023.3308121

Article Source：Institute of Electrical and Electronics Engineers (IEEE)。

Remark：

Post time 5 day(s) ago

: This post has been completed
Completed attachments will be deleted within 24 hours.

[IEEE] A Rail-to-Rail 12 MS/s 91.3 dB SNDR 94.1 dB DR Two-Step SAR ADC With Integrated Input Buffer Using Predictive Level-Shifting

Best Answer

Same Category

Latest Reply

Announcement

Daily Top Contributors

[IEEE] A Rail-to-Rail 12 MS/s 91.3 dB SNDR 94.1 dB DR Two-Step SAR ADC With Integrated Input Buffer Using Predictive Level-Shifting Copy

Best Answer

Same Category

Latest Reply

Announcement

Daily Top Contributors

[IEEE] A Rail-to-Rail 12 MS/s 91.3 dB SNDR 94.1 dB DR Two-Step SAR ADC With Integrated Input Buffer Using Predictive Level-Shifting